

## BY29GM2G

#### **2G BIT Parallel NOR FLASH**

#### **Distinctive Characteristics**

- BY29GM2GFS is a dual die stack of two BY29G1GFS die
- Single 3V read/program/erase (2.7-3.6 V)
- Enhanced VersatileI/O™ control
  - All input levels (address, control, and DQ input levels) and outputs are determined by voltage on V<sub>IO</sub> input. V<sub>IO</sub> range is 1.65 to V<sub>CC</sub>
- 8-word/16-byte page read buffer
- 32-word/64-byte write buffer reduces overall programming time for multiple-word updates
- Secured Silicon Sector region
  - 128-word/256-byte sector for permanent, secure identification through an 8-word/16-byte random Electronic Serial Number
  - Can be programmed and locked at the factory or by the customer
- Uniform 64 Kword/128 Kbyte Sector Architecture
  - BY29GM2GFS: two thousand forty-eight sectors

- 100,000 erase cycles per sector typical
- 20-year data retention typical
- Offered Packages
  - 56-pin TSOP
  - 64-ball Fortified BGA
- Write operation status bits indicate program and erase operation completion
- Unlock Bypass Program instruction to reduce programming time
- Support for ČFI (Common Flash Interface)
- Persistent and Password methods of Advanced Sector Protection
- WP#/ACC input
- Hardware reset input (RESET#) resets device
- Ready/Busy# output (RY/BY#) detects program or erase cycle completion

### **Performance Characteristics**

Maximum Read Access Times (ns)													
Density	Voltage Range (1)	Random Access Time (t <sub>ACC</sub> )	Page Access Time (t <sub>PACC</sub> )	CE# Access Time (t <sub>CE</sub> )	OE# Access Time (t <sub>OE</sub> )								
	Regulated V <sub>CC</sub>	110		110									
2 Gb	Full V <sub>CC</sub>	120	25	120	25								
	VersatileIO V <sub>IO</sub>	130		130									

#### Note

1. Access times are dependent on  $V_{CC}$  and  $V_{IO}$  operating ranges. See Order Information for further details. Regulated  $V_{CC}$ :  $V_{CC} = 3.0-3.6 \text{ V}$ .

Full  $V_{CC}$ :  $V_{CC} = V_{IO} = 2.7-3.6 \text{ V}$ .

VersatileIO  $V_{IO}$ :  $V_{IO} = 1.65 - V_{CC}$ ,  $V_{CC} = 2.7 - 3.6 V$ .

2. Contact a sales representative for availability

Current Consumption (typical values)											
Random Access Read ( $f = 5 \text{ MHz}$ )	30 mA										
8-Word Page Read ( $f = 10 \text{ MHz}$ )	1 mA										
Program/Erase	50 mA										
Standby	100 μΑ										

May 2020 Rev 1.0 1 / 20



# BY29GM2G

#### **2G BIT Parallel NOR FLASH**

Program & Erase Times (typical values)												
Single Word Programming	60 µs											
Effective Write Buffer Programming (V <sub>CC</sub> ) Per Word	15 µs											
Effective Write Buffer Programming (V <sub>HH</sub> ) Per Word	13.5 µs											
Sector Erase Time (64 Kword Sector)	0.5 s											

May 2020 Rev 1.0 **2** / **20** 



### Contents

1.	Description	4
	Signal Description	
	Sector Addresses	
4.	Instructions Description	8
	4.1 Instruction Definitions	
	4.1.1 Memory Array Instruction Definitions, x16	
	4.1.2 Sector Protection Instruction Definitions, x16	
	4.1.3 Memory Array Instruction Definitions, x8	
	4.1.4 Sector Protection Instruction Definitions, x8	
	4.2 Autoselect	
	4.2.1 Autoselect Addresses in System	16
5.	AC Characteristics	
	5.1 Erase And Programming Performance	17
6.	Package Information	18
	6.1 BGA64(11x13mm)	
7.	Order Information	
8.	Document Change History	20




### 1. Description

The **BY29GM2GFS** is flash product fabricated on ETOX 50 nm process technology. These devices offer a fast page access time of 25 ns with a corresponding random access time as fast as 110 ns. They feature a Write Buffer that allows a maximum of 32 words/64 bytes to be programmed in one operation, resulting in faster effective programming time than standard programming algorithms. This makes these devices ideal for today's embedded applications that require higher density, better performance and lower power consumption.

The **BY29GM2GFS** is a dual die stack of two **BY29G1GFS** die. For detailed specifications, refer to the discrete die datasheet provided in **BY29G1GFS**.

Figure 1. Logic diagram



May 2020 Rev 1.0 4 / 20



Figure 2. Pin Configuration

				Top View, Ba	alls Facing	Down			
					-//				
	(A8) NC	B8 A22	(C8) A23	D8 V <sub>IO</sub>	E8 V <sub>SS</sub>	F8 A24	G8 A25	H8 NC	
	A7)	B7) A12	(C7) A14	D7 A15	E7 A16	F7 BYTE#	G7) DQ15/A-1	H7 V <sub>SS</sub>	
	(A6) A9	(B6) A8	(C6) A10	D6 A11	E6 DQ7	F6 DQ14	(G6) DQ13	H6 DQ6	
	A5 WE#	B5) RESET#	C5) A21	D5 A19	E5 DQ5	F5 DQ12	G5 V <sub>CC</sub>	H5 DQ4	
	A4 RY/BY#	B4 WP#/ACC	C4) A18	D4 A20	E4 DQ2	F4 DQ10	G4) DQ11	H4 DQ3	
	(A3) A7	(B3) A17	(C3) A6	D3 A5	E3 DQ0	F3 DQ8	G3 DQ9	H3 DQ1	
	(A2) A3	B2 A4	(C2) A2	D2 A1	E2 A0	F2 CE#	G2 OE#	H2 V <sub>SS</sub>	
	A1 NC	B1 A26	C1 NC	D1 NC	E1 NC	F1 V <sub>IO</sub>	G1 NC	H1 NC	
<b>_</b>					<u> </u>				

May 2020 Rev 1.0 **5** / **20** 

### 2. Signal Description

**Table 1. Signal Names** 

Symbol	Туре	Description
A26-A0 (Note 1)	Input	Address lines for BY29GM2GFS
DQ14-DQ0	I/O	Data input/output
DQ15/A-1	I/O	DQ15: Data input/output in word mode A-1: LSB address input in byte mode
CE#	Input	Chip Enable
OE#	Input	Output Enable
WE#	Input	Write Enable
$V_{CC}$	Supply	Device Power Supply
$V_{IO}$	Supply	Versatile IO Input
$V_{SS}$	Supply	Ground
NC	No Connect	Not connected internally
RY/BY#	Output	Ready/Busy. Indicates whether an Embedded Algorithm is in progress or complete. At V <sub>IL</sub> , the device is actively erasing or programming. At High Z, the device is in ready
BYTE#	Input	Selects data bus width. At $V_{IL}$ , the device is in byte configuration and data I/O pins DQ0-DQ7 are active and DQ15/A-1 becomes the LSB address input. At $V_{IH}$ , the device is in word configuration and data I/O pins DQ0-DQ15 are active
RESET# (Note 2)	Input	Hardware Reset. Low = device resets and returns to reading array data
WP#/ACC	Input	Write Protect/Acceleration Input. At $V_{IL}$ , disables program and erase functions in the outermost sectors. At $V_{HH}$ , accelerates programming; automatically places device in unlock bypass mode. Should be at $V_{IH}$ for all other conditions. WP# has an internal pull-up; when unconnected, WP# is at $V_{IH}$

#### Note:

<sup>1.</sup> A26 can be used to select the die to be operated. For example, if A26 = 0, all operations are only valid for the 0th die (except for hardware reset, not related to A26), that is, if A26 = 0, can only read/program/erase /suspend/resume the array/Secured Silicon Sector/register/PPB/DYB/password, etc. of the 0th die. Chip erase is also only valid for 0th die. Can only read Write Operation Status of 0th die. And can only enter Autoselect, CFI mode of 0th die.

Therefore, in each cycle of operation, the corresponding A26 address must be consistent to ensure the correct input of the instruction.

<sup>2.</sup> RESET# is valid for the two die at the same time.



### 3. Sector Addresses

Table 2. Sector Addresses of BY29GM2GFS

Memory Density	Big Block (256Kword/512Kbyte)	Sector (64Kword/128Kbyte)	Address Range			
		Sector 0	0000000h-000FFFFh			
	Big Block 0	:	:			
		Sector 3	0030000h-003FFFFh			
2Gbit	:	:	:			
		Sector 2044	7FC0000h-7FCFFFh			
	Big Block 511	:	:			
		Sector 2047	7FF0000h-7FFFFFh			

Big Block = Uniform Big Block, and the size is 256 Kword/ 512Kbyte.
 Sector = Uniform Sector, and the size is 64K word/128K byte.



## 4. Instructions Description

#### 4.1 Instruction Definitions

#### 4.1.1 Memory Array Instruction Definitions, x16

		S					Bus	Cycle	s (Notes	1–5)				
	Instruction (Notes)	Cycles	Fir	st	Sec	ond	Th	ird	Fou	rth	Fif	th	Six	th
		ပ်	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
	Read (6)	1	RA	RD										
	Single word program	4	555	AA	2AA	55	555	A0	PA	PD				
	Write to Buffer (7)		555	AA	2AA	55	SA	25	SA	WC	WBL	PD	WBL	PD
Pro	ogram Buffer to Flash (Confirm)	1	SA	29										
	Write-to-Buffer-Abort Reset	3	555	AA	2AA	55	555	F0						
	Chip Erase	6	555	AA	2AA	55	555	80	555	AA	2AA	55	555	10
	Sector Erase	6	555	AA	2AA	55	555	80	555	AA	2AA	55	SA	30
Era	ase Suspend/Program Suspend	1	XXX	B0										
Er	ase Resume/Program Resume	1	XXX	30										
	Reset	1	XXX	F0										
	Enter	3	555	AA	2AA	55	555	20						
	Read (6)	1	RA	RD										
	Single word program	2	XXX	A0	PA	PD								
ass	Write to Buffer (7)	6	SA	25	SA	WC	WBL	PD						
Unlock Bypass	Program Buffer to Flash (Confirm)	1	SA	29										
Jnlo	Write-to-Buffer-Abort Reset	3	555	AA	2AA	55	555	F0						
	Sector Erase	2	XXX	80	SA	30								
	Chip Erase	2	XXX	80	XXX	10								
	Reset	2	XXX	90	XXX	00								
	Secured Silicon Sector Entry	3	555	AA	2AA	55	555	88						
ctor	Read (6)	1	RA	RD										
n Se	Single word program	4	555	AA	2AA	55	555	A0	PA	PD				
licol	Write to Buffer (7)	6	555	AA	2AA	55	SA	25	SA	WC	WBL	PD	WBL	PD
ecured Silicon Sector	Program Buffer to Flash (Confirm)	1	SA	29										
	Write-to-Buffer-Abort Reset	3	555	AA	2AA	55	555	F0						
S	Secured Silicon Sector Exit	4	555	AA	2AA	55	555	90	XX	00	-			
သူ	Manufacturer ID	4	555	AA	2AA	55	555	90	X00	01				
tosele t (8)	Device ID	6	555	AA	2AA	55	555	90	X01	227E	X0E		X0F	
Autoselec t (8)	Sector Protect Verify	4	555	AA	2AA	55	555	90	[SA]X 02					



	Secure Device Verify	4	555	AA	2AA	55	555	90	X03			
	Reset	1	XXX	F0								
	CFI Query (9)	1	55	98								
CFI	Read (6)	1	RA	RD								
	Reset	1	XXX	F0								

#### Legend

X = Don't care

RA = Address of the memory to be read.

RD = Data read from location RA during read operation.

PA = Address of the memory location to be programmed. Addresses latch on the falling edge of the WE# or CE# pulse, whichever happens later.

PD = Data to be programmed at location PA. Data latches on the rising edge of the WE# or CE# pulse, whichever happens first. SA = Address of the sector to be verified (in autoselect mode) or erased. Address bits Amax–A16 uniquely select any sector.

WBL = Write Buffer Location. The address must be within the same write buffer page as PA.

WC = Word Count is the number of write buffer locations to load minus 1.

- 1. All values are in hexadecimal.
- 2. All bus cycles are write cycles unless otherwise noted.
- 3. Data bits DQ15-DQ8 are don't cares for unlock and instruction cycles.
- 4. In each cycle of operation, the corresponding A26 address must be consistent to ensure the correct input of the instruction.
- 5. Address bits  $A_{MAX}$ :A12 are don't cares for unlock and instruction cycles, unless SA or PA required. ( $A_{MAX}$  is the Highest Address pin.).
- 6. No unlock or instruction cycles required when reading array data.
- 7. Depending on the number of words written, the total number of cycles may be from 6 to 37.
- 8. The fourth, fifth, and sixth cycles of the autoselect instruction sequence are read cycles.
- Instruction is valid when device is ready to read array data or when device is in autoselect mode.



#### 4.1.2 Sector Protection Instruction Definitions, x16

							Bu	s Cycle	s (Note	es 1–5)				
	Instruction (Notes)	Cycles	Fir Sev	st/ enth	Sec	ond	Tł	nird	Fo	urth	Fi	fth	Six	ĸth
			Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
ster	Instruction Set Entry	3	555	AA	2AA	55	555	40						
Lock Register	Program	2	XXX	A0	XXX	DATA								
유 유	Read	1	00	RD										
Lo	Instruction Set Exit	2	XXX	90	XXX	00								
	Instruction Set Entry	3	555	AA	2AA	55	555	60						
ection	Password Program (6)	2	XXX	A0	PWA x	PWD x								
J Prote	Password Read (7)	4	00	PWD 0	01	PWD 1	02	PWD 2	03	PWD 3				
Password Protection	Password Unlock (7)		00	25	00	03	00	PWD 0	01	PWD 1	02	PWD 2	03	PWD 3
Ра			00	29										
	Instruction Set Exit	2	XXX	90	XXX	00								
le	PPB Instruction Set Entry	3	555	AA	2AA	55	555	C0						
olati	PPB Program	2	XXX	A0	SA	00								
n-V	All PPB Erase	2	XXX	80	00	30								
Global Non-Volatile	PPB Status Read	1	SA	RD (0)										
Glob	PPB Instruction Set Exit	2	XXX	90	XXX	00								
reeze	PPB Lock Instruction Set Entry	3	555	AA	2AA	55	555	50						
ile F	PPB Lock Set	2	XXX	A0	XXX	00								
Global Volatile Freeze	PPB Lock Status Read	1	XXX	RD (0)										
Globa	PPB Lock Instruction Set Exit	2	XXX	90	XXX	00								
	DYB Instruction Set Entry	3	555	AA	2AA	55	555	E0						
	DYB Set	2	XXX	A0	SA	00								
tile	DYB Clear	2	XXX	A0	SA	01								
Volatile	DYB Status Read	1	SA	RD (0)										
	DYB Instruction Set Exit	2	XXX	90	XXX	00								

#### Legend

X = Don't care RD(0) = Read data.

SA = Sector Address. Address bits Amax–A16 uniquely select any sector. PWD = Password PWDx = Password word0, word1, word2, and word3.

Data = Lock Register Contents: PD(0) = Secured Silicon Sector Protection Bit, PD(1) = Persistent Protection Mode Lock Bit, PD(2) = Password Protection Mode Lock Bit.



- 1. All values are in hexadecimal.
- 2. All bus cycles are write cycles unless otherwise noted.
- 3. Data bits DQ15-DQ8 are don't cares for unlock and instruction cycles.
- 4. In each cycle of operation, the corresponding A26 address must be consistent to ensure the correct input of the instruction.
- 5. Address bits  $A_{MAX}$ : A12 are don't cares for unlock and instruction cycles, unless SA or PA required. ( $A_{MAX}$  is the Highest Address pin.)
- 6. For PWDx, only one portion of the password can be programmed per each "A0" instruction.
- 7. Note that the password portion can be entered or read in any order as long as the entire 64-bit password is entered or read.



### 4.1.3 Memory Array Instruction Definitions, x8

							Bus	Cycles	(Notes 1	<b>–5</b> )				
	Instruction (Notes)	Cycles	Fii	rst	Sec	ond	Th	ird	Fou	rth	Fi	fth	Si	xth
	mon denon (motoc)	Cy	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
	Read (6)	1	RA	RD										
	Single word program	4	AAA	AA	555	55	AAA	A0	PA	PD				
	Write to Buffer 7)	6	AAA	AA	555	55	SA	25	SA	WC	WBL	PD	WB L	PD
Р	rogram Buffer to Flash (confirm)	1	SA	29										
	Write-to-Buffer-Abort Reset	3	AAA	AA	555	55	AAA	F0						
	Chip Erase	6	AAA	AA	555	55	AAA	80	AAA	AA	555	55	AA A	10
	Sector Erase	6	AAA	AA	555	55	AAA	80	AAA	AA	555	55	SA	30
-	rase Suspend/Program Suspend	1	XXX	B0										
E	rase Resume/Program Resume	1	XXX	30										
	Reset	1	XXX	F0										
	Enter	3	AAA	AA	555	55	AAA	20						
	Read (6)	1	RA	RD										
SS	Single word program	2	XXX	A0	PA	PD								
Unlock Bypass	Write to Buffer (7)	6	SA	25	SA	WC	WBL	PD						
X B	Program Buffer to Flash (confirm)	1	SA	29										
Inlo	Write-to-Buffer-Abort Reset	3	AAA	AA	555	55	AAA	F0						
٦	Sector Erase	2	XXX	80	SA	30								
	Chip Erase	2	XXX	80	XXX	10								
	Reset	2	XXX	90	XXX	00								
٦٢	Secured Silicon Sector Entry	3	AAA	AA	555	55	AAA	88						
Sector	Read (6)	1	RA	RD										
on S	Single word program	4	AAA	AA	555	55	AAA	A0	PA	PD				
Silicon	Write to Buffer(7)	6	AAA	AA	555	55	SA	25	SA	WC	WBL	PD	WB L	PD
ed 8	Program Buffer to Flash (confirm)	1	SA	29										
ecured	Write-to-Buffer-Abort Reset	3	AAA	AA	555	55	AAA	F0						
Š	Secured Silicon Sector Exit	4	AAA	AA	555	55	AAA	90	XX	00				
	Manufacturer ID	4	AAA	AA	555	55	AAA	90	X00	01				
(8)	Device ID	6	AAA	AA	555	55	AAA	90	X02	XX7 E	X1C		X1E	(8)
Autoselect (8)	Sector Protect Verify	4	AAA	AA	555	55	AAA	90	[SA]X0 4					
Autc	Secure Device Verify	4	AAA	AA	555	55	AAA	90	X06					
	Reset	1	XXX	F0										
	CFI Query (9)	1	AA	98										
CFI	Read (6)	1	RA	RD										
Ĺ	Reset	1	XXX	F0										

Legend



X = Don't care

RA = Address of the memory to be read.

RD = Data read from location RA during read operation.

PA = Address of the memory location to be programmed. Addresses latch on the falling edge of the WE# or CE# pulse, whichever happens later.

PD = Data to be programmed at location PA. Data latches on the rising edge of the WE# or CE# pulse, whichever happens first. SA = Address of the sector to be verified (in autoselect mode) or erased. Address bits Amax—A16 uniquely select any sector.

WBL = Write Buffer Location. The address must be within the same write buffer page as PA.

WC = Word Count is the number of write buffer locations to load minus 1.

- 1. All values are in hexadecimal.
- 2. All bus cycles are write cycles unless otherwise noted.
- 3. Data bits DQ15-DQ8 are don't cares for unlock and instruction cycles.
- 4. In each cycle of operation, the corresponding A26 address must be consistent to ensure the correct input of the instruction.
- 5. Address bits  $A_{MAX}$ :A12 are don't cares for unlock and instruction cycles, unless SA or PA required. ( $A_{MAX}$  is the Highest Address pin.).
- 6. No unlock or instruction cycles required when reading array data.
- 7. Depending on the number of words written, the total number of cycles may be from 6 to 69
- 8. The fourth, fifth, and sixth cycles of the autoselect instruction sequence are read cycles.
- 9. Instruction is valid when device is ready to read array data or when device is in autoselect mode.



#### 4.1.4 Sector Protection Instruction Definitions, x8

							Bus	S Cycles	(Notes	1–5)				
	Instruction (Notes)	Cycles		rst/ enth		ond/ ghth		ird	Fou	rth	Fif	th	Si	xth
			Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Lock Register	Instruction Set Entry	3	AAA	AA	555	55	AAA	40						
Regi	Bits Program	2	XXX	A0	XXX	DATA								
유	Read	1	00	RD										
Lo	Instruction Set Exit	2	XXX	90	XXX	00								
	Instruction Set Entry	3	AAA	AA	555	55	AAA	60						
_	Password Program (6)	2	XXX	A0	PWA x	PWD x								
Password Protection	Password Read (7)	8	00	PWD 0	01	PWD 1	02	PWD 2	03	PWD 3	04	PWD 4	05	PWD 5
ord Pro	rassword Read (1)	0	06	PWD 6	07	PWD 7								
assw	Password Unlock (7)	11	00	25	00	03	00	PWD 0	01	PWD 1	02	PWD 2	03	PWD 3
	Password Officek (7)	11	04	PWD 4	05	PWD 5	06	PWD 6	07	PWD 7	00	29		
	Instruction Set Exit	2	XXX	90	XXX	00								
	PPB Instruction Set Entry	3	AAA	AA	55	55	AAA	C0						
	PPB Program	2	XXX	A0	SA	00								
bal	All PPB Erase	2	XXX	80	00	30								
Global	PPB Status Read	1	SA	RD(0 )										
	PPB Instruction Set Exit	2	XXX	90	XXX	00								
	PPB Lock Instruction Set Entry	3	AAA	AA	555	55	AAA	50						
al	PPB Lock Bit Set	2	XXX	A0	XXX	00								
Global	PPB Lock Status Read	1	XXX	RD(0 )										
	PPB Lock Instruction Set Exit	2	XXX	90	XXX	00								
	DYB Instruction Set Entry	3	AAA	AA	555	55	AAA	E0						
	DYB Set	2	XXX	A0	SA	00								
ıtile	DYB Clear	2	XXX	A0	SA	01								
Volatile	DYB Status Read	1	SA	RD(0 )										
	DYB Instruction Set Exit	2	xxx	90	XXX	00								

#### Legend

X = Don't care RD(0) = Read data.

SA = Sector Address. Address bits Amax—A16 uniquely select any sector. PWD = Password PWDx = Password word0, word1, word2, and word3.



Data = Lock Register Contents: PD(0) = Secured Silicon Sector Protection Bit, PD(1) = Persistent Protection Mode Lock Bit, PD(2) = Password Protection Mode Lock Bit.

- 1. All values are in hexadecimal.
- 2. All bus cycles are write cycles unless otherwise noted.
- Data bits DQ15-DQ8 are don't cares for unlock and instruction cycles.
- 4. In each cycle of operation, the corresponding A26 address must be consistent to ensure the correct input of the instruction.
- 5. Address bits  $A_{MAX}$ :A12 are don't cares for unlock and instruction cycles, unless SA or PA required. ( $A_{MAX}$  is the Highest Address pin.)
- 6. For PWDx, only one portion of the password can be programmed per each "A0" instruction.
- 7. Note that the password portion can be entered or read in any order as long as the entire 64-bit password is entered or read.



#### 4.2 Autoselect

### 4.2.1 Autoselect Addresses in System

Description	Address	Read Data (word/byte mode)		
Manufacturer ID	00h	xx01h/1h		
Device ID, Word 1	01h	227Eh/7Eh		
Device ID, Word 2	0Eh	2248h/28h (BY29GM2GFS)		
Device ID, Word 3	0Fh	2201h/01h		
Secure Device Verify	03h	XX19h/19h = Not Factory Locked. XX99h/99h = Factory Locked		
Sector Protect Verify	(SA) + 02h	xx01h/01h = Locked, xx00h/00h = Unlocked		

<sup>1.</sup> In each cycle of operation, the corresponding A26 address must be consistent to ensure the correct input of the instruction.



### 5. AC Characteristics


#### 5.1 Erase And Programming Performance

	Typ (Note 1)	Max (Note 2)	Unit	Comments	
Se	0.5	3.5	sec	Excludes 00h programming	
Chip Erase Time	BY29GM2GFS	1024	4096	sec	prior to erasure (Note 4)
Total Write Buffer Time (Note 3)		480		μs	
Total Accelerated Write Buffer Programming Time (Note 3)		432		μs	Excludes system level overhead (Note 5)
Chip Program Time	BY29GM2GFS	1968		sec	,

- 1. Typical program and erase times assume the following conditions:  $25^{\circ}$ C, 3.6 V  $V_{CC}$ , 10,000 cycles, checkerboard pattern.
- 2. Under worst case conditions of -40°C,  $V_{CC}$  = 3.0 V, 100,000 cycles.
- 3. Effective write buffer specification is based upon a 32-word write buffer operation.
- 4. In the pre-programming step of the Embedded Erase algorithm, all bits are programmed to 00h before erasure.
- 5. System-level overhead is the time required to execute the two- or four-bus-cycle sequence for the program instruction.

### 6. Package Information

#### 6.1 BGA64(11x13mm)




PACKAGE	LAA 064					
JEDEC	N/A					
	13.00 mm x 11.00 mm PACKAGE					
SYMBOL	MIN	NOM	MAX	NOTE		
Α			1.40	PROFILE HEIGHT		
A1	0.40			STANDOFF		
A2	0.60			BODY THICKNESS		
D	13.00 BSC.			BODY SIZE		
E	11.00 BSC.			BODY SIZE		
D1	7.00 BSC.			MATRIX FOOTPRINT		
E1	7.00 BSC.			MATRIX FOOTPRINT		
MD	8			MATRIX SIZE D DIRECTION		
ME	8			MATRIX SIZE E DIRECTION		
N	64			BALL COUNT		
φb	0.50	0.60	0.70	BALL DIAMETER		
eD	1:00 BSC.			BALL PITCH - D DIRECTION		
еE	1.00 BSC.			BALL PITCH - E DIRECTION		
SD / SE	0.50 BSC.			SOLDER BALL PLACEMENT		
	NONE			DEPOPULATED SOLDER BALLS		

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- BALL POSITION DESIGNATION PER JESD 95-1, SPP-010 (EXCEPT AS NOTED).
- 4. e REPRESENTS THE SOLDER BALL GRID PITCH.
- SYMBOL "MD" IS THE BALL ROW MATRIX SIZE IN THE "D" DIRECTION.
  - SYMBOL "ME" IS THE BALL COLUMN MATRIX SIZE IN THE "E" DIRECTION.
  - N IS THE TOTAL NUMBER OF SOLDER BALLS.
- DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- SD AND SE ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.
  - WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW PARALLEL TO THE D OR E DIMENSION, RESPECTIVELY, SD OR SE = 0.000.
  - WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, SD OR SE =  $\boxed{e/2}$
- 8. NOT USED.
- 9. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.



### 7. Order Information





## 8. Document Change History

Doc. Rev.	Effective Date	Change Description	Author
1.0	2020-05-08	Initiate;	BoyaMicro
1.1	2022-08-19	Add BGA64 package information	BoyaMicro